UNLOX

Minor Project Submission

Project Title: ALU with Testbench

1. Objective

The objective of this project is to design and implement an Arithmetic Logic Unit (ALU) using Verilog and validate its functionality using a testbench and simulation.

2. Project Description

Students are required to design an ALU capable of performing basic arithmetic and logical operations. The functionality of the ALU must be verified using a testbench and appropriate simulation results.

3. Requirements

Students must complete and submit the following components:

- Verilog Design File (ALU)
- Verilog Testbench File
- Simulation Output (Waveform Screenshot / Dump File)

4. Expected Outcomes

- Understanding of ALU design concepts
- Ability to write and test Verilog modules
- Knowledge of simulation and waveform analysis

5. Submission Guidelines

- Upload all required files to a Google Drive folder
- Ensure access is set to “Anyone with the link”
- Alternatively, submit a GitHub repository link
- Make sure all files are properly named and organized

6. Important Note

- Incomplete submissions will not be evaluated
- Ensure that simulation outputs clearly demonstrate the working of the ALU

© 2025 UnloxAcademy. All Rights Reserved.
Made by recycled paper, because we care.